# AMD Rome review Martin Cuma, CHPC

In this article we look at the performance of the the AMD second generation EPYC CPU, code named Rome, released in August 2019 and compare it to the current Intel competitor, Cascade Lake Xeon, released in April 2019, along with the previous generations of the AMD and Intel CPUs.

The 2nd gen EPYC is a refresh of the older EPYC architecture introduced in 2017. While many of the CPU core specifics are similar or the same, there have been significant modifications to both the core and the whole CPU design which have fixed the deficiencies of the 1st gen EPYC and provide considerable speed and memory bandwidth improvements for technical computing. The Rome chips, similar to the previous generation Naples, consist of several multi-core chiplets, as opposed to traditional monolithic CPU designs, as shown in Figure 1. The Rome design consists of 7 nm process CPU chiplets and 14 nm process I/O die, which connects to all the chiplets and creates a more uniform core hierarchy as compared to the Naples (Figure 2). The smaller chiplet production is easier and cheaper than larger monolithic CPU.



Figure 1. Monolithic, Naples and Rome CPU layouts, from <u>https://www.nextplatform.com/2019/08/07/amd-doubles-down-and-up-with-rome-epyc-server-chips/</u>

The chiplets include eight CPU cores and are called Core Complex Dies (CCDs). The CCDs communicate with the I/O Die (IOD) via high speed Infinity Fabric links (see Fig 1). The IOD connects to DRAM, PCIe or other CCDs. Each CCD consists of two four-core Core Complexes (CCX), each of which has 16 MB L3 cache. There are two possible NUMA modes on this CPU, most likely enabled by a BIOS change. One considers all cores in each CPU as monolithic (single level NUMA, Figure 3a), while the other has an extra NUMA level on the CCx (dual level NUMA, Figure 3b). On a 32 core CPU (4 CCDs, 8 CCXs), the "numactl -H" output for the first case would then look like: node distances:

node distances node 0 1 0: 10 32 1: 32 10

while for the other case it would be:

node distances: node 0 1 2 3 4 5 6 7

0:	10	12	12	12	32	32	32	32
1:	12	10	12	12	32	32	32	32
2:	12	12	10	12	32	32	32	32
3:	12	12	12	10	32	32	32	32
4:	32	32	32	32	10	12	12	12
5:	32	32	32	32	12	10	12	12
6:	32	32	32	32	12	12	10	12
7:	32	32	32	32	12	12	12	10



# Figure 2, Naples and Rome NUMA layout, previously at <u>https://www.anandtech.com/show/14694/amd-rome-epyc-2nd-gen/2</u>

With respect to the CPU core architecture improvements, the most significant in for our purposes is the inclusion of two AVX2 vector units, making it capable of up to 16 double precision FLOPS per cycle, double of what was on Naples. Other architectural changes are well described at <a href="https://www.nextplatform.com/2019/08/15/a-deep-dive-into-amds-rome-epyc-architecture/">https://www.nextplatform.com/2019/08/15/a-deep-dive-into-amds-rome-epyc-architecture/</a>.

Other features of note inculde PCI-Express generation 4 support, up to 128 lanes, eight-channel memory controller on CPU each socket, and DDR4 memory speed up to 3200 MHz.

Looking at other notable differences from the Intel Cascade Lake architecture, the AMD Rome includes 8 memory channels (compared to 6 in Cascade Lake) and faster memory (3200 MHz vs. 2933 MHz), which results in higher memory bandwidth. The Rome also integrates 128 PCI Gen 3 lanes, while the Skylake CPUs have 48 lanes, which should be beneficial for connection of peripherals like GPUs or network cards. The Intel CPU has two AVX512 vector units per core, as compared to two AVX2 vector units in the AMD CPU. However, the Intel CPU scales down the core frequency considerably when more cores with vector units are being used, while AMD is claiming not to do so, or, at least, not so aggressively. Microway has a great article describing Cascade Lake and its frequency scaling at <a href="https://www.microway.com/knowledge-center-articles/detailed-specifications-of-the-cascade-lake-sp-intel-xeon-processor-scalable-family-cpus/">https://www.microway.com/knowledge-center-articles/detailed-specifications-of-the-cascade-lake-sp-intel-xeon-processor-scalable-family-cpus/</a>. Similar article describing the AMD Rome is at <a href="https://www.microway.com/knowledge-center-articles/detailed-specifications-of-the-amd-epyc-rome-memoty-com/knowledge-center-articles/detailed-specifications-of-the-amd-epyc-rome-memoty-com/knowledge-center-articles/detailed-specifications-of-the-amd-epyc-rome-memoty-com/knowledge-center-articles/detailed-specifications-of-the-amd-epyc-rome-memoty-com/knowledge-center-articles/detailed-specifications-of-the-amd-epyc-rome-memoty-com/knowledge-center-articles/detailed-specifications-of-the-amd-epyc-rome-memoty-com/knowledge-center-articles/detailed-specifications-of-the-amd-epyc-rome-memoty-center-articles/detailed-specifications-of-the-amd-epyc-rome-memoty-center-articles/detailed-specifications-of-the-amd-epyc-rome-memoty-center-articles/detailed-specifications-of-the-amd-epyc-rome-memoty-center-articles/detailed-specifications-of-the-center-articles/detailed-specifications-of-the-amd-epyc-rome-memoty-

<u>cpus/</u>. Our testing below confirms that the AMD CPUs do not scale down the clock speed as much when running at full core utilization, though some frequency scaling is apparent for the higher core count CPU (7702 with 64 cores).

Mac	inne (assess total)	,														
	NUMANode P#0 (1	128GB)														
Γ	Package P#0															
	L3 (16MB)				L3 (16MB)				L3 (16MB)				L3 (16MB)			
	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)
	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)
	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)
	Core P#0	Core P#1	Core P#2	Core P#3	Core P#4	Core P#5	Core P#6	Core P#7	Core P#8	Core P#9	Core P#10	Core P#11	Core P#12	Core P#13	Core P#14	Core P#15
	PU P#0	PU P#1	PU P#2	PU P#3	PU P#4	PU P#5	PU P#6	PU P#7	PU P#8	PU P#9	PU P#10	PU P#11	PU P#12	PU P#13	PU P#14	PU P#15
	PU P#64	PU P#65	PU P#66	PU P#67	PU P#68	PU P#69	PU P#70	PU P#71	PU P#72	PU P#73	PU P#74	PU P#75	PU P#76	PU P#77	PU P#78	PU P#79
	L3 (16MB)				L3 (16MB)				L3 (16MB)				L3 (16MB)			
	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)
	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)	L1d (32KB)
	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)	L1i (32KB)
	Core P#16	Core P#17	Core P#18	Core P#19	Core P#20	Core P#21	Core P#22	Core P#23	Core P#24	Core P#25	Core P#26	Core P#27	Core P#28	Core P#29	Core P#30	Core P#31
	PU P#16 PU P#80	PU P#17 PU P#81	PU P#18 PU P#82	PU P#19 PU P#83	PU P#20 PU P#84	PU P#21 PU P#85	PU P#22 PU P#86	PU P#23 PU P#87	PU P#24 PU P#88	PU P#25 PU P#89	PU P#26 PU P#90	PU P#27 PU P#91	PU P#28 PU P#92	PU P#29 PU P#93	PU P#30 PU P#94	PU P#31 PU P#95
	NUMARN D#3 /3	2000														
	NUMANode P#1(1	128GB)														
	NUMANode P#1 (1 Package P#1	128GB)			L3 (16MB)				L3 (16MB)				L3 (16MB)			
	NUMANode P#1 (1 Package P#1 L3 (16MB) L2 (512KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L3 (16MB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L3 (16MB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L3 (16MB)	L2 (512KB)	L2 (512KB)	L2 (512KB)
	NUMANode P#1 (1 Package P#1 L3 (16MB) L2 (512KB) L1d (32KB)	L2 (512KB)	L2 (512KB)	L2 (512KB)	L3 (16MB) L2 (512KB) L1d (32KB)	L2 (512KB)	L2 (512KB) L1d (32KB)	L2 (512KB) L1d (32KB)	L3 (16MB) L2 (512KB) L1d (32KB)	L2 (512KB) L1d (32KB)	L2 (512KB) L1d (32KB)	L2 (512KB) L1d (32KB)	L3 (16MB) L2 (512KB) L1d (32KB)	L2 (512KB) L1d (32KB)	L2 (512KB) L1d (32KB)	L2 (512KB) L1d (32KB)
	NUMANode P#1 (1 Package P#1 L3 (16MB) L2 (512KB) L1d (32KB) L1i (32KB)	28GB)	L2 (512KB) L1d (32KB) L1i (32KB)	L2 (512KB) L1d (32KB) L1i (32KB)	L3 (16MB) L2 (512KB) L1d (32KB) L11 (32KB)	L2 (512KB) L1d (32KB) L1i (32KB)	L2 (512KB) L1d (32KB) L1i (32KB)	L2 (512KB) L1d (32KB) L1 (32KB)	L3 (16MB) L2 (512KB) L1d (32KB) L1i (32KB)	L2 (512KB) L1d (32KB) L11 (32KB)	L2 (512KB) L1d (32KB) L11 (32KB)	L2 (512KB) L1d (32KB) L1i (32KB)	L3 (16MB) L2 (512KB) L1d (32KB) L1i (32KB)	L2 (512KB) L1d (32KB) L1i (32KB)	L2 (512KB) L1d (32KB) L1i (32KB)	L2 (512KB) L1d (32KB) L11 (32KB)
	NUMANode P#1 (1 Package P#1 L3 (16MB) L2 (512KB) L1d (32KB) L1J (32KB) Core P#0	28GB)	L2 (512KB) L1d (32KB) L11 (32KB) Core P#2	L2 (512KB) L1d (32KB) L1i (32KB) Core P#3	L3 (16MB) L2 (512KB) L1d (32KB) L11 (32KB) Core P#4	L2 (512KB) L1d (32KB) L1i (32KB) Core P#5	L2 (512KB) L1d (32KB) L1i (32KB) Core P#6	L2 (512KB) L1d (32KB) L1i (32KB) Core P#7	L3 (16MB) L2 (512KB) L1d (32KB) L1i (32KB) Core P#8	L2 (512KB) L1d (32KB) L1i (32KB) Core P#9	L2 (512KB) L1d (32KB) L1i (32KB) Core P#10	L2 (512KB) L1d (32KB) L1i (32KB) Core P#11	L3 (16MB) L2 (512KB) L1d (32KB) L1i (32KB) Core P#12	L2 (512KB) L1d (32KB) L1i (32KB) Core P#13	L2 (512KB) L1d (32KB) L1i (32KB) Core P#14	L1 (32KB) L1 (32KB) L1 (32KB) Core P#15
	NUMANode P#1 (1 Package P#1 L3 (16MB) L2 (S12KB) L1d (32KB) L1i (32KB) Core P#0 PU P#32	28GB) L2 (512KB) L1d (32KB) L1 (32KB) Core P#1 PU P#33	L2 (512KB) L1d (32KB) L1i (32KB) Core P#2 PU P#34	L2 (512KB) L1d (32KB) L1i (32KB) Core P#3 PU P#35	L3 (16MB) L2 (512KB) L1d (32KB) L1i (32KB) Core P#4 PU P#36	L2 (512KB) L1d (32KB) L1i (32KB) Core P#5 PU P#37	L2 (512KB) L1d (32KB) L1i (32KB) Core P#6 PU P#38	L2 (512KB) L1d (32KB) L1i (32KB) Core P#7 PU P#39	L3 (16MB) L2 (512KB) L1d (32KB) L1i (32KB) Core P#8 PU P#40	L2 (512KB) L1d (32KB) L1i (32KB) Core P#9 PU P#41	L2 (512KB) L1d (32KB) L1i (32KB) Core P#10 PU P#42	L2 (512KB) L1d (32KB) L1i (32KB) Core P#11 PU P#43	L3 (16MB) L2 (512KB) L1d (32KB) L1i (32KB) Core P#12 PU P#44	L2 (512KB) L1d (32KB) L1 (32KB) Core P#13 PU P#45	L2 (512KB) L1d (32KB) L1 (32KB) Core P#14 PU P#46	L1 (32KB) L1 (32KB) L1 (32KB) Core P#15 PU P#47
	NUMANode P#1 (1 Package P#1 L3 (16MB) L2 (512KB) L1d (32KB) L1i (32KB) Core P#0 PU P#32 PU P#96	28GB) L2 (512KB) L1d (32KB) L1i (32KB) Core P#1 PU P#33 PU P#97	L2 (512KB) L1d (32KB) L1i (32KB) Core P#2 PU P#34 PU P#98	L2 (512KB) L1d (32KB) L1i (32KB) Core P#3 PU P#35 PU P#99	L3 (16MB) L2 (512KB) L1d (32KB) L11 (32KB) Core P#4 PU P#36 PU P#100	L2 (512KB) L1d (32KB) L11 (32KB) Core P#5 PU P#37 PU P#101	L2 (512KB) L1d (32KB) L11 (32KB) Core P#6 PU P#33 PU P#102	L2 (512KB) L1d (32KB) L1i (32KB) Core P#7 PU P#39 PU P#103	L3 (16MB) L2 (512KB) L1d (32KB) L1i (32KB) Core P#8 PU P#40 PU P#104	L2 (512KB) L1d (32KB) L11 (32KB) Core P#9 PU P#11 PU P#105	L2 (512KB) L1d (32KB) L1i (32KB) Core P#10 PU P#42 PU P#106	L2 (512KB) L1d (32KB) L1i (32KB) Core P#11 PU P#43 PU P#107	L3 (16MB) L2 (512KB) L1d (32KB) L1d (32KB) L11 (32KB) Core P#12 PU P#44 PU P#108	L2 (512KB) L1d (32KB) L11 (32KB) Core P#13 PU P#45 PU P#109	L2 (512KB) L1d (32KB) L11 (32KB) Core P#14 PU P#46 PU P#110	L2 (512KB) L1d (32KB) L11 (32KB) Core P#15 PU P#47 PU P#11
	NUMANode P#1 (1 Package P#1 L3 (16MB) L2 (512KB) L1 (32KB) L1 (32KB) Core P#0 PU P#32 PU P#32 L3 (16MB)	2866) L2 (512KB) L1 (32KB) L1 (32KB) Core P#1 PU P#33 PU P#97	L2 (512K8) LLd (32K8) LL1 (32K8) L1 (32K8) PU P#93 PU P#93 PU P#93	L2 (S12K8) LLd (32K8) LLd (32K8) L1 (32K8) D (925) PU P#35 PU P#35 PU P#99	L3 (16MB) L2 (512KB) L1d (32KB) L1d (32KB) L11 (32KB) Core P#4 PU P#36 PU P#36 PU P#36 J3 (16MB)	L2 (512KB) L1d (32KB) L1 (32KB) L1 (32KB) Core P#5 PU P#37 PU P#37 PU P#101	L2 (512KB) L14 (32KB) L1 (	L2 (512KB) L1d (32KB) L1d (32KB) L1	Ц (1646) (2 (512КВ)) (1d (32КВ)) (11 (32КВ)) Соге РЯВ Р U Р # 40 Р U Р # 40 Р U Р # 10 (3 (1646))	L2 (512KB) L13 (32KB) L13 (32KB) L13 (32KB) L13 (32KB) FU P#11 FU P#115	L2 (512KB) L1d (32KB) L1 (32KB) Core P#10 PU P#12 PU P#106	L2 (512KB) L1d (32KB) L1 (32KB) Core P#11 PU P#43 PU P#107	L3 (1646)           L2 (512KB)           L14 (32KB)           L1 (32KB)           Core P#12           PU P#44           PU P#108           L3 (1646b)	L2 (512KB) L1d (32KB) L11 (32KB) Core P#13 PU P#45 PU P#109	L2 (512KB) L1d (32KB) L1 (32KB) Core P#14 PU P#46 PU P#110	L2 (512KB) L1d (32KB) L1d (32KB) Core P#15 PU P#47 PU P#11
	NUMANode P#1 (1 Package P#1 L3 (16MB) L2 (512KB) L1d (32KB) L1d (32KB) Core P#0 PU P#32 PU P#96 L3 (16MB) L2 (512KB)	2866) L2 (512KB) L1d (22KB) L1 (12KB) Core P#1 PU P#33 PU P#93 L2 (512KB)	L2 (512KB) L1d (32KB) L1 (32KB) Core F#2 FU P#34 FU P#34 FU P#34 L2 (512KB)	L2 (512K8) L1d (32K8) L1d (32K8) Core P#3 PU P#35 PU P#35 PU P#99	L3 (16MB) L2 (512KB) L14 (32KB) L14 (32KB) Core P#4 PU P#36 PU P#36 PU P#100 L3 (16MB) L2 (512KB)	L2 (512KB) L3 (52KB) L1 (32KB) Core PF5 PU P977 PU P971 PU P911 L2 (512KB)	L2 (512KB) L1d (32KB) L1d (32KB) L1 (12KB) Core P#6 PU P#38 PU P#102 L2 (512KB)	L2 (512KB) L1d (32KB) L1 (32KB) L1 (12KB) Core P#7 PU P#103 PU P#103 L2 (512KB)	L3 (1646) L2 (512KB) L1d (32KB) L1d (32KB) L1 (12KB) Core P#S PU P#104 PU P#104 L3 (1646) L2 (512KB)	L2 (512K8) (L1d (32K8)) (L1d (32K8)) (L1 (32K8)) (L1 (32K8)) (L1 (32K8)) (L2 (512K8)) (L2 (512K8))	L2 (512KB) (L1d (32KB)) (L1 (32KB)) (L1 (32KB)) (L1 (32KB)) (Dre P#10 PU P#106) (L2 (512KB))	L2 (512KB) L1d (32KB) L1d (32KB) L1 (52KB) Core ##11 PU ##3 PU P#107 L2 (512KB)	L3 (16MB) L2 (512KB) L1d (32KB) L1d (32KB) L1 (15XKB) Core ##12 PU P#44 PU P#108 L3 (16MB) L2 (512KB)	L2 (512KB) L1d (32KB) L1 (32KB) L1 (52KB) DV P455 PV P#109 L2 (512KB)	L2 (512KB) L1d (32KB) L1 (32KB) L1 (32KB) DV P#46 PV P#10 L2 (512KB)	L2 (512KB) L1d (32KB) L1d (32KB) L1 (32KB) L1 (32KB) PU P#11 PU P#11 L2 (512KB)
	NUMANode P#1 (1 Package P#1 L3 (16MB) L2 (512KB) L1d (32KB) Care P#0 PU P#32 PU P#32 L3 (16MB) L3 (16MB) L2 (512KB) L1d (32KB)	2866) L2 (512K8) L1d (32K8) C11 (32K8) C0re P#1 PU P#33 PU P#57 L2 (512K8) L1d (32K8) L1d (32K8) L1d (32K8)	L2 (512K8) L1d (32K8) L11 (32K8) Core P#2 PU P#34 PU P#58 L2 (512K8) L1d (32K6)	L2 (512K8) L1d (32K8) L11 (32K8) Core P#3 PU P#35 PU P#99 L2 (512K8) L1d (32K8)	L3 (16MB) L2 (512KB) L1d (32KB) L1d (32KB) Core F#4 PU P#36 PU P#100 L3 (16MB) L3 (16MB) L2 (512KB) L1d (32KB)	L2 (512KB) L1d (32KB) L11 (32KB) Core P#5 PU P#37 PU P#101 L2 (512KB) L12 (512KB) L14 (32KB)	L2 (512KB) L1d (32KB) L1d (32KB) L1) (32KB) Core P#6 PU P#38 PU P#102 L2 (512KB) L1d (32KB)	(2 (512K8)) (Ld (32K8)) (Ll (32K8)) (Ll (32K8)) (Core P#7 (PU P#39) (PU P#39) (PU P#103) (Ld (52K8)) (Ld (52K8))	L3 (1646) L2 (512K6) L1d (32K6) L1d (32K6) Core P#S PU P#104 L3 (1646) L2 (512K6) L1d (32K5)	L2 (512K5) L1d (32K8) L1d (32K8) L1) (32K8) PU P41 PU P41 PU P415 L2 (512K8) L1d (32K5)	12 (512K8)           L1d (32K8)           L11 (32K8)           Core P#10           PU P#22           PU P#106           L2 (512K8)           L2 (512K8)           L4 (32K8)	L2 (512K8) L1d (32K8) L1d (32K8) L11 (32K6) Core P#11 PU P#43 PU P#107 L2 (512K8) L1d (32K8)	L3 (16MB) L2 (512KB) L1d (32KB) L1d (32KB) Core P#12 PU P#44 PU P#108 L3 (16MB) L2 (512KB) L1d (32KB)	L2 (512K8) L1d (32K8) L1d (32K8) L1 (32K8) PU P45 PU P45 PU P45 PU P209 L2 (512K8) L1d (32K8)	L2 (512KB) L1d (32KB) L1d (32KB) L11 (32KB) Core P#14 PU P#10 L2 (512KB) L12 (512KB) L14 (32KB)	L2 (512KB) L1d (32KB) L1d (32KB) Core P#15 PU P#11 PU P#11 L2 (512KB) L1d (32KB)
	NUMANode P#1 (1 Package P#1 L3 (16MB) L2 (512KB) L1d (32KB) L1d (32KB) PU P#32 PU P#96 L3 (16MB) L2 (512KB) L2 (512KB) L1d (32KB) L1 (32KB)	2866) L2 (512KB) L1d (32KB) Core P#1 PU P#37 PU P#37 PU P#57 L2 (512KB) L1 (32KB) L1 (32KB) L1 (32KB)	L2 (512KB) L1d (22KB) L1 (32KB) Core P#2 PU P#34 PU P#34 PU P#38 L2 (512KB) L1d (32KB) L1d (32KB)	L2 (512KB) L1d (32KB) C11 (32KB) C0re P#3 PU P#35 PU P#99 L2 (512KB) L1d (32KB) L1d (32KB) L1 (32KB)	L3 (16M6) L2 (512K6) L1d (32K6) L1d (32K6) Core <b>P#4</b> <b>PU P#100</b> L3 (16M6) L2 (512K6) L1d (32K6) L1d (32K6) L1d (32K6)	L2 (512KB) L1d (32KB) C11 (32KB) C0re P#5 PU P#37 PU P#37 PU P#37 L2 (512KB) L2 (512KB) L1 (32KB) L1 (32KB)	L2 (512KB) L1a (32KB) L1a (32KB) Core P#6 PU P#38 PU P#302 L2 (512KB) L1a (32KB) L1a (32KB) L1a (32KB)	L2 (512KB) L1d (32KB) L1d (32KB) L11 (32KB) PU P#23 PU P#23 PU P#23 L2 (512KB) L1d (32KB) L1 (32KB) L11 (32KB)	L3 (1646) (2 (512K8) L1 (32K8) (11 (32K8) (11 (32K8) (12 (512K8) (13 (1646) (12 (512K8) (13 (32K8) (11 (32K8)) (11 (32K8)	L12 (512KB) L1d (12KB) L11 (12KB) Core P#9 PU P#11 PU P#105 L2 (512KB) L1d (12KB) L14 (12KB)	L2 (512K8) L1d (32K8) L1d (32K8) Core P#10 PU P#22 PU P#20 PU P#20 PU P#20 L2 (512K8) L1d (32K8) L1d (32K8) L11 (32K8)	L2 (512K8) L1d (32K8) L1d (32K8) Core P#11 PU P#43 PU P#43 PU P#107 L2 (512K8) L1d (32K8) L1d (32K8) L11 (32K8)	L3 (16MB) L2 (512KB) L1d (32KB) L1d (32KB) Core P#12 PJ P#44 PJ P#108 L3 (16MB) L2 (512KB) L1d (32KB) L1d (32KB)	L2 (512KB) L1d (12KB) L11 (12KB) Core P#13 PU P#109 L2 (512KB) L1d (12KB) L1 (12KB)	L2 (512KB)           L1d (12KB)           L11 (12KB)           Core 9#14           PU P#46           PU P#10           L2 (512KB)           L4 (32KB)           L1 (32KB)           L1 (32KB)	L2 (512KB) L1d (32KB) L1d (32KB) Core P#15 PU P#47 PU P#11 L2 (512KB) L1d (32KB) L1d (32KB) L1 (32KB)
	NUMANode P#1 (1 Package P#1 L3 (1648) L2 (512K8) L1 (32K8) L1 (32K8) PU P#32 PU P#32 L3 (1648) L2 (512K8) L2 (512K8) L1 (32K8) Core P#36	2866) L2 (512KB) L1d (32KB) Core P#1 PU P#33 PU P#37 IL (32KB) L2 (512KB) L1d (32KB) L1d (32KB) Core P#17	L2 (512KB) L14 (32KB) Core F#2 PU P#34 PU P#38 L2 (512KB) L14 (32KB) L14 (32KB) Core F#18	L2 (512KB) L1d (22KB) (L1 (32KB)) Core P#3 PU P#99 PU P#99 L2 (512KB) L1 (32KB) L1 (32KB) Core P#19	L3 (16MB) L2 (512KB) L1d (32KB) L1d (32KB) Core P#4 PU P#36 PU P#36 PU P#30 L3 (16MB) L2 (512KB) L1d (32KB) L1d (32KB) Core P#20	L2 (512KB) L14 (32KB) C11 (32KB) C000 P#5 PU P#210 PU P#210 L2 (512KB) L14 (32KB) L14 (32KB) C000 P#21	L2 (512KB) L14 (32KB) Core P#6 PU P#38 PU P#30 PU P#102 L2 (512KB) L14 (32KB) L14 (32KB) Core P#22	L2 (512KB) L3 (32KB) L1 (32KB) Core P#7 PU P#39 PU P#103 L2 (512KB) L2 (512KB) L1 (32KB) L1 (32KB) Core P#23	L3 (1646) L2 (512KB) L1d (32KB) L1d (32KB) Core P#8 PU P#00 PU P#104 L3 (1646) L2 (512KB) L1d (32KB) L1d (32KB) Core P#24	L2 (512K8) L14 (32K8) L14 (32K8) Core P#9 PU P#11 PU P#125 L2 (512K8) L14 (32K8) L14 (32K8) L14 (32K8) Core P#25	L2 (512KB) L13 (32KB) L13 (32KB) Core P210 P1 P442 P1 P442 P1 P442 P1 P442 L1 (32KB) L14 (32KB) L14 (32KB) Core P276	L2 (512KB) L1d (32KB) L1d (32KB) Core P#11 PU P#43 PU P#43 PU P#107 L2 (512KB) L1d (32KB) L1d (32KB) L1d (32KB) Core P#27	L3 (16MB) 12 (512KB) L14 (32KB) L14 (32KB) Core P#12 PU P#128 L3 (16MB) 12 (512KB) L14 (32KB) L14 (32KB) Core P#28	L2 (512KB) L1d (32KB) C11 (32KB) C0re P#13 PU P#159 L2 (512KB) L1d (32KB) L1d (32KB) C0re P#29	L2 (512K8) L1d (32K8) L1d (32K8) Core 9#14 PU P#66 PU P#110 L2 (512K8) L1d (32K8) L1d (32K8) L1d (32K8) Core 9#30	L2 (512KB) L1d (32KB) L1d (32KB) Core P#15 PU P#11 PU P#11 L2 (512KB) L1d (32KB) L1d (32KB) L1d (32KB) Core P#31
	NUMANode P#1 (1 Package P#1 (3 (1646)) (2 (512K8)) (1 (32K8)) (1 (32K8)) (2 (512K8)) (2 (512K8)) (2 (512K8)) (2 (512K8)) (1 (32K8)) (1 (32K8)) (2 (512K8)) (2 (512	2866) L2 (512KB) L1d (32KB) L1d (32KB) Core F#1 FU P#33 FU P#93 L2 (512KB) L1d (32KB) L1d (32KB) Core F#1 L1d (32KB) Core F#1 FU P#3 FU P#3 FU P#3 FU P#3 FU F#3 FU	L2 (S12KB) L1d (32KB) L1d (32KB) Core F#2 PU P#34 PU P#34 PU P#34 L2 (S12KB) L1d (32KB) L1d (32KB) L1 (32KB) Core F#2 PU P#30 PU P#30 PU P#31 PU PU P	L2 (512K8) L14 (22K8) L14 (22K8) L13 (32K5) PU P#35 PU P#35 L2 (512K8) L14 (32K8) L14 (32K8) L13 (32K8) Core P#21 PU P#31 PU P#31 PU P#31	L3 (16MB) L2 (512KB) L14 (22KB) Core P#4 PU P#36 PU P#36 PU P#36 I3 (16MB) L3 (16MB) L3 (16MB) L14 (32KB) L14 (32KB) Core P#2 PU P#32 PU P#32 PU P#35 PU PU P#35 PU PU P	L2 (512KB) L1d (32KB) (L1 (32KB) Core P#5 PU P#37 PU P#37 PU P#37 L2 (512KB) (Ld (32KB) (L1 (32KB) (L1 (32KB)) (L1 (32KB))	L2 (512KB) L14 (32KB) L14 (32KB) Core P#6 PU P#38 PU P#30 L2 (512KB) L4 (32KB) L14 (32KB) L14 (32KB) Core P#P45 PU P#216 PU P#216	L2 (512KB) L1d (32KB) L1d (32KB) Core P97 PV P#103 L2 (512KB) L2 (512KB) L1d (32KB) L1d (32KB) Core P97 PV P#103 L1 (32KB) Core P97 PV P#104 L1 (32KB)	L3 (16MB) L2 (512KB) L1d (32KB) L1d (32KB) Core PF8 PU P#104 U3 (16MB) L2 (512KB) L1d (32KB) L1d (32KB) L1d (32KB) Core PU P#26 PU P#24 PU P#24 PU P#24 PU P#25 Core PU P#25 PU PU P	L2 (512KB) L14 (32KB) (L1 (32KB) Core P#9 PU P#11 PU P#115 L2 (512KB) (L4 (32KB) (L4 (32KB)) (L1 (32KB) (L1 (32KB)) (L1 (32KB)) (Core P#95 PU P#57 PU PU P	L2 (512KB) L3 (52KB) L3 (52KB) Core P#10 PU P#42 PU P#16 L2 (512KB) L4 (52KB) L1 (52KB) L1 (52KB) L1 (52KB) Core P#28 PU P#28 PU P#272	L2 (512KB) L1d (32KB) L1d (32KB) Core P#11 PU P#43 PU P#107 L2 (512KB) L1d (32KB) L1d (32KB) L1d (32KB) Core P#27 PU P#27 PU P#272 PU P#272	L3 (16MB) L2 (512KB) L14 (32KB) Core P#12 PU P#44 PU P#108 L3 (16MB) L3 (16MB) L4 (32KB) L14 (32KB) L14 (32KB) Core P#28 PU P#26 PU P#26 PU P#26 PU P#26 PU P#26 PU P#26 PU P#272	L2 (512KB) L14 (32KB) Core ##13 PU ##5 PU ##5 PU ##5 PU ##5 PU ##5 L2 (512KB) L2 (512KB) L14 (32KB) L14 (32KB) Core ##28 PU #25 PU #25	L2 (512KB) L14 (32KB) Core #814 PU P#66 PU P#10 L2 (512KB) L1 (32KB) L1 (32KB) Core #930 PU P#32 PU P#32 PU P#32 PU P#32	L2 (512KB) L1d (32KB) L1i (32KB) Core P#15 PU P#71 PU P#111 L2 (512KB) L1d (32KB) L1d (32KB) L1d (32KB) Core P#31 PU P#31 DI P#32 PU P#31 DI P#32 PU P#31 PU P

Figure 3a. NUMA layout of a 2x32 core (2x EPYC 7452) Rome server in the single NUMA level mode. The two CPUs are on the top of each other. Each L3 cache is shared by 4 cores marking the CCX.

Machine (256GB total)		
Package P#0		
NUMANode P#0 (32GB)		NUMANode P#1 (32GB)
L3 (16MB) L3 (16MB)	PCI 102b:0536	L3 (16MB) C PCI 1046-9230
L2 (512KB)	card0	L2 (512KB)
L1d (32KB)	controlD64	
Core P#0 Core P#1 Core P#2 Core P#3 Core P#4 Core P#5 Core P#6 Core P#7 BUD#5 DUD#5 DUD#5 DUD#5 DUD#5 DUD#5		Core P#8 Core P#9 Core P#10 Core P#11 Core P#12 Core P#13 Core P#14 Core P#15
NUMANode P#2 (32GB)		xde P#3 (32GB)
	PC 15h3101h	a) [3 (15M8)
	100	
	mix5 0	
L1d (32KB)		KB)         L1d (32KB)
L1i (32KB)	L1i (32	(B)         L1i (32KB)         L1i (32KB)         L1i (32KB)         L1i (32KB)
Core P#16         Core P#17         Core P#18         Core P#19         Core P#20         Core P#21         Core P#22         Core P#23	Core Pa	24 Core P#25 Core P#26 Core P#27 Core P#28 Core P#29 Core P#30 Core P#31
PU P#16         PU P#17         PU P#18         PU P#19         PU P#20         PU P#21         PU P#22         PU P#23		24 PU P#25 PU P#26 PU P#27 PU P#28 PU P#29 PU P#30 PU P#31
Pockage P#1		
NUMANode P#4 (326B)	NUMAN	vde P#5 (32G8)
L3 (16MB) L3 (16MB)	PCI 14e4:165f	B) L3 (16MB)
L2 (512KB)	eth0 L2 (512	(B)         L2 (512KB)         L2 (512KB)         L2 (512KB)         L2 (512KB)         L2 (512KB)
Lld (32KB)         Lld (32KB) <thld (32kb)<="" th="">         Lld (32KB)         Lld (32KB</thld>	L1d (32	(B) L1d (32KB)
L1I (32KB)	L1) (32)	B) L11 (32KB)
Core P#0 Core P#1 Core P#2 Core P#3 Core P#4 Core P#5 Core P#6 Core P#7	Core P#	8 Core P#9 Core P#10 Core P#11 Core P#12 Core P#13 Core P#14 Core P#15
PU P#32 PU P#33 PU P#34 PU P#35 PU P#36 PU P#37 PU P#38 PU P#39	PUPA	40 PU P#41 PU P#42 PU P#43 PU P#44 PU P#45 PU P#46 PU P#47
NUMANode P#6 (32GB)	NUMANode P#7 (32GB)	
L3 (16MB) L3 (16MB)	L3 (16MB)	L3 (16M8)
L2 (512KB)	L2 (512KB) L2 (512KB) L2 (512KB	L2 (512KB) L2 (512KB) L2 (512KB) L2 (512KB) L2 (512KB)
L1d (32K8)	L1d (32KB) L1d (32KB) L1d (32KB	L1d (32KB) L1d (32KB) L1d (32KB) L1d (32KB)
Core P#16 Core P#17 Core P#18 Core P#19 Core P#20 Core P#21 Core P#22 Core P#22 Core P#23 PII Pzd8 PII Pzd9 PII Pzf9 PII	Core P#24 Core P#25 Core P#26 PU P#57 PU P#57 PU P#57	Core P#27 Core P#28 Core P#29 Core P#30 Core P#31 PI1P#59 PI1P#60 PI1P#61 PI1P#63
Host: node158		
Indexes: physical Date: Wed 16 Dct 2019 02-35-24 pM CDT		
Deter Hoo to bet total official title of the second s		

Figure 3b. NUMA layout of a 2x32 core (2x EPYC 7452) Rome server in the dual NUMA level mode. Package is the CPU, NUMANode are the CCDs. Each L3 cache is shared by 4 cores marking the CCX.

We got access to a Dell test cluster that included several different Rome CPUs on the PowerEdge C6525 platform. We focused on the 7452 32 core, 2.3 GHz CPUs in a dual socket configuration, and on the 7702 64 core, 2.0 GHz CPU, that was also in a dual socket configuration, but, only looking at a single socket performance. The MSRP of the 7452 is \$2025 and of 7702 is \$6450, however, a single socket node is supposed to cost considerably less than a dual socket node. Each AMD node had 256 GB of RAM.

Intel Cascade Lake nodes are current standard nodes at CHPC, which are dual socket 20 core Xeon Gold 6230 running at 2.1 GHz, at a list price of \$1894.

In the comparisons, we also include older timings from the AMD Rome and Skylake Xeon Gold 6130 CPUs.

#### **External benchmarks**

Of the benchmark resources on the Internet, good ones include <u>https://www.anandtech.com/show/14694/amd-rome-epyc-2nd-gen</u>, and <u>https://www.phoronix.com/scan.php?page=article&item=amd-epyc-7642</u>, but each only has a handful of HPC like applications. Dell has published their initial benchmarks at <u>https://www.dell.com/support/article/us/en/04/sln319015/amd-rome-is-it-for-real-architecture-and-</u> <u>initial-hpc-performance?lang=en</u>. This document gives the best performance estimates for our purposes, and we have worked with Dell engineers during our tests to match their performance in the tests that we both ran.

Raw and synthetic performance benchmarks

## STREAM benchmark

The STREAM benchmark tests the bandwidth from CPU to the main memory by performing four different operations on large sequential data arrays. We have compiled STREAM using the Intel 2019.5 on the Rome and Cascade Lake and use older data for Skylake and Naples that was built with Intel 2017.4 and gcc 6.3.0, respectively. STREAM is thread parallelized using OpenMP and we look at the memory throughput from one thread to the number of threads equal to the number of the physical cores. As all the machines have NUMA CPUs, we also look at the effect of the thread locality to the CPU core.

The chiplet design of the AMD CPUs allows for several different thread placements, as compared to two on the Intel monolithic CPUS: *sequential* (called *compact* by Intel OpenMP) - where first all the cores on CPU 0 get filled, followed by CPU 1, and *spread* (called *scatter* by Intel OpenMP), where the threads get packed on the two CPU sockets in a round robin fashion.

On the Rome CPU, we have looked at five different CPU placements listed below, with the core placements corresponding to dual socket 7702 CPUs: *sequential*, core placement 0,1,2,3,..., Intel OpenMP options *KMP\_TOPOLOGY\_METHOD=hwloc KMP\_AFFINITY=verbose,qranularity=fine,compact L3sequential*, core placement 0,4,8,12,... - distributing threads across the 4-core shared L3 cache CCXs, Intel OpenMP options KMP TOPOLOGY METHOD=hwloc *KMP\_AFFINITY=verbose,granularity=fine,compact,1 chipletsequential*, core placement 0,16,32,48,... - distributing threads across the CCD chiplets, Intel OpenMP options *KMP\_TOPOLOGY\_METHOD=hwloc KMP\_AFFINITY=verbose,qranularity=fine,compact,2 socketspread*, core placement 0,64,1,65,... - distributing threads across the sockets, but sequentially on each socket, Intel OpenMP options *KMP\_TOPOLOGY\_METHOD=cpuinfo* KMP\_AFFINITY=verbose,granularity=fine,scatter *socksequentchipspread* – core placement 0.64.16.90,... - distributing threads across sockets and the CCD chiplets – Intel OpenMP options KMP\_TOPOLOGY\_METHOD=hwloc *KMP AFFINITY*=*verbose*,*granularity*=*fine*,*compact*,3

The Intel OpenMP compiler environment variables that control the thread placement are also listed above. More details on these options is at <u>https://software.intel.com/en-us/cpp-compiler-developer-guide-and-reference-thread-affinity-interface-linux-and-windows</u>.

In Figure 4 we look at these five different thread placements, along with using no thread placement at all (= allowing the threads migrate across all the cores on the dual socket machine – the OpenMP runtime default), for the Copy benchmark, which is one of the four that the STREAM contains. They all show similar trends. From this figure, we can see that the thread distribution over the CCXes and chiplets yields the best memory bandwidth on the undersubscribed system. On the opposite side, no thread placement, and sequential placement does not achieve the top bandwidth on the undersubscribed

system. Interestingly, also the socket spread (round robin) placement is not optimal – because it packs the threads tightly on the chiplets rather than distributing them over the chiplets and utilizing each chiplets' memory controller. Dell is reporting the same observation for the Triad benchmark, achieving about 3% better bandwidth that we have observed.



Effect of thread placement to the core on the dual socket 7702

Figure 4. Stream Copy on the dual socket Rome 7702 on different thread to core mapping

Next, in Figure 5, we compare the STREAM Copy memory bandwidth between the different AMD and Intel CPUs. There are a few things to note. First, both older and new AMD CPUs have higher bandwidth than any of the Intel offerings. The Cascade Lake only has a nominal bandwidth increase over the Skylake at the full subscription (40 threads). And, the Rome 7702's undersubscribed peak bandwidth is higher than that of the 7452, presumably due to more chiplet spread over the memory controllers.

Rome's peak bandwidth is 204.8 GB/s per socket, that is 409.6 GB/s per node, though we are only achieving about 330 GB/s on the 7702 and 290 GB/s on the 7452. Supposedly the NUMA clustering has some effect on this but there seem to be a dependence on the CPU as well.

The Cascade Lake maximum of ~190 GB/s is also lower than the the per socket 128 GB/s that is 256 GB/node, and also lower than a few other published numbers that went up to 220 GB/s (https://www.dell.com/support/article/us/en/04/sln316864/bios-characterization-for-hpc-with-intel-cascade-lake-processors). We have investigated this further and concluded that this difference is due to a drop in the STREAM bandwidth with increasing array size. The Dell published benchmark used about 5 GB of RAM, while ours used about 96 GB. In Figure 6. we show the dependence of the STREAM on the problem array size on four dual socket nodes, each with a different processor. Notice that all the shown processors, except for the Cascade Lake, have a flat bandwidth curve with increasing array size. High bandwidth values below ca. 100 MB are due to the CPU caching.

Lastly, we simulate the single socket 7702 bandwidth based on the thread placements in the different pinnings we did and observe half the bandwidth of the 2 socket node, as expected, roughly equivalent

to the Skylake bandwidth.



Figure 5. STREAM Copy maximum bandwidth per thread at optimal thread to core distribution



STREAM Triad



HPL score and cost per MFLOP

Figure 7. HPL score and cost pet MFLOP

### High Performance Linpack (HPL) benchmarks

HPL is a part of the HPCC detailed below, but, we also used it separately since we have observed lower than expected HPL value for the Cascade Lake in the HPCC benchmark. After communication with Dell about their HPL score of about 2 TFLOPs, we have nearly replicated this value by running the Intel optimized HPL binary that ships with the Intel MKL library, obtaining **1.862** TFLOPs running 4 MPI tasks, 10 threads each on the 6230's 40 cores. This is about **73%** of the **2.56** TFLOPs theoretical peak. On the AMDs, the 7452s really shine getting **2.43** TFLOPs running 64 tasks per node, a **103%** of the **2.355** TFLOPs theoretical. Two 7702s get **3.355** TFLOPs running 32 tasks, 4 threads each, a **82%** of the **4.096** TFLOPs theoretical. Based on these numbers it seems that the clock is getting throttled more due to the heat on the higher core count 7702. Similarly, single 7702 achieved **1.633** TFLOPs, **80%** of its peak

Based on these observations, we conclude that the Intel CPU scales its frequencies due to the heat issues the most, followed by the high core count AMD 7702. The AMD 7452 achieves effective cooling even when all the cores are being used. This supports the AMD unwritten claim that the CPU clock speed is not throttled significantly when using vectorization at high core count. The explanation for the 7702 slower performance may be twofold – more CPU clock speed throttling as the 64 core CPU cooling must be more difficult than the 32 core one, and also limited memory access bandwidth since the 64 7702 cores have the same memory bandwidth as the 32 7452 cores. The Cascade Lake continues the trend set by previous Intel processor generation, where the CPU clock speed gets throttled significantly with the use of vectorization at high core count.

In Figure 7 we summarize the HPL scores and normalize them to cost per MFLOP, based on the list price of the CPU. Note that the price does not include other node infrastructure cost, which would possibly favor more the single socket AMD 7702P. So, this chart needs to be taken with a grain of salt, or adjusted for the real node costs. In either case, we can see that the AMD 2x7452 comes out as the best, followed by the Intel 2x6230, followed by the AMD 7702P. The AMD 7702 dual socket processor is much more expensive, and better comparable to the high end Intel SKUs which are overpriced with

respect to the performance as well.

## High Performance Computing Challenge (HPCC) benchmark

HPCC benchmark is a synthetic benchmark suite geared at assessing HPC performance from different angles. It consists of seven main benchmarks that stress various computer subsystems, such as raw performance, memory access and communication. For detailed description of the benchmark see <a href="http://icl.cs.utk.edu/hpcc/">http://icl.cs.utk.edu/hpcc/</a>. We use version 1.5.0.

On the latest AMD and Intel CPUs, we have built HPCC with Intel 2019.5 compiler and the corresponding MKL and Intel MPI. On the Intel platforms, we used flags -O3 -ansi-alias -ip -axCORE-AVX512,CORE-AVX2,AVX -restrict and on the AMD Rome flags -O3 -ansi-alias -ip -march=core-avx2 -restrict. For the older Skylake and Broadwell, we have built HPCC 1.5.0 with Intel 2017.4 compilers and the corresponding Intel MKL and MPI using the same compiler flags as on the Cascade Lake. On the Epyc, we used gcc 6.3.0 with BLIS and -O3 -fomit-frame-pointer -funroll-loops -march=native.

Also of note is that we had to use undocumented MKL environment variable MKL\_DEBUG\_CPU\_TYPE=5, which turns on specific vectorization instructions in the MKL, and results in about 20% speedup in HPL and other codes that use MKL BLAS.

Year	2019	2019	2019	2017	2017	2016	2014	2012	2010
CPU generation	Rome 2x32	Rome 64	Casc. Lk.	Naples 64	Skylake	Broadwell	Haswell	SandyBr.	Westmere
Core count	2x32	1x64	2x20	2x32	2x16	2x14	2x12	2x8	2x6
Frequency_GHz	2.3	2	2.1	2.0	2.1	2.4	2.5	2.2	2.8
HPL_Tflops	2.43	1.63	1.66	1.03	1.64	0.85	0.73	0.27	0.12
StarDGEMM_Gflops	40.91	27.80	48.36	17.57	54.04	31.98	31.83	17.08	10.46
SingleDGEMM_Gflops	51.11	49.20	60.11	18.48	56.09	41.41	41.72	20.30	10.71
PTRANS_GBs	14.79	11.56	14.92	11.72	13.94	10.84	7.39	4.62	3.05
MPIRandomAccess_GUPs	0.34	0.23	0.15	0.092	0.0026	0.0037	0.0266	0.0171	0.0427
StarRandomAccess_GUPs	0.01	0.00	0.02	0.028	0.0397	0.0304	0.0256	0.0292	0.0196
SingleRandomAccess_GUPs	0.12	0.12	0.04	0.093	0.0787	0.0825	0.0778	0.0611	0.0366
StarSTREAM_Triad	2.84	1.62	3.98	2.90	4.55	3.26	2.55	3.42	2.48
SingleSTREAM_Triad	20.62	20.27	14.80	19.65	12.57	10.55	12.93	12.50	10.25
StarFFT_Gflops	1.39	0.95	1.79	0.96	2.06	1.67	1.53	1.51	1.22
SingleFFT_Gflops	1.69	1.59	2.49	1.23	2.75	2.31	2.38	2.03	1.95
MPIFFT_Gflops	37.79	24.97	28.79	20.38	29.88	11.93	8.53	7.90	4.64

Table 1. HPCC results, the higher the value the better. The best values shown in bold.

In Table 1 we show the result of select HPCC metrics for select fully loaded nodes Intel Xeon CPUs since 2010 and the two generations of the AMD EPYC CPUs. The dual socket Rome 7452 node has taken the lead in the HPL, at a fairly impressive ratio over the Cascade Lake node. A single socket 7702 node has roughly the same performance as the Cascade Lake. Note that the Cascade Lake performance is using our binary, not the optimized one from Intel, running one task per CPU core – which is why we are getting roughly 10% lower score.

HPL\_Tflops

High Performance Linpack benchmark - the one that's used for Top500 - measures the floating point rate of execution for solving a linear system of equations.

	Parallel DGEMM - measures the floating point rate of
StarDGEMM_Gflops	execution of double precision real matrix-matrix
	multiplication.
SingleDGEMM_Gflops	Serial DGEMM - on single processor
	Parallel Matrix Transpose - exercises the communications
DTRANS CBC	where pairs of processors communicate with each other
1110110_005	simultaneously. It is a useful test of the total communications
	capacity of the network.
MPIRandomAccess_GUP	MPI Parallel Random Access
S	
StarRandomAccess GUP	UPC Parallel Random Access - measures the rate of integer
	random updates of memory (GUPS).
SingleRandomAccess_GU	J Serial Random Access
Ps	
	Parallel STREAM - a simple synthetic benchmark program
StarSTREAM_Triad	that measures sustainable memory bandwidth (in GB/s) and
	the corresponding computation rate for simple vector kernel.
SingleSTREAM_Triad	Serial STREAM
	Parallel FFT - measures the floating point rate of execution of
StarFFT_Gflops	double precision complex one-dimensional Discrete Fourier
	Transform (DFT).
SingleFFT_Gflops	Serial FFT
MPIFFT_Gflops	MPI FFT
	Table 2. HPCC benchmarks explanations.

To visualize the improvement in floating point performance, in Figure 8 we show the High Performance Linpack (HPL) performance of the current and previous AMD and Intel CPU generations, which is exemplifies the change in the floating point (FP) vectorization units. The 2010 Westmere CPU had SSE4.2 vectorization set capable of doing 2 double precision operations (DPO) per cycle. This has doubled to 4 DPO/cycle in 2012 SandyBridge with the AVX instruction set. The 2014 Haswell's AVX2 added Fused Multiply Add (FMA) instruction, which, along with the increase in core count and clock speed as compared to our benchmarked SandyBridge more than doubled the floating point output. Broadwell CPU was a process shrink of Haswell so the extra performance was added mainly by the increased core count. Going to Skylake, we are seeing another doubling of FP performance with the 8 DP long AVX512 instruction set. The Cascade Lake performance improvement over Skylake is minimal, likely due to the similar memory bandwidth and CPU clock speed throttling. Again this is building the HPL from the source using Skylake/Cascade Lake compiler optimization. Dell Labs published results on the same Cascade Lake processors reaching up to 2 TFLOPs, https://www.dell.com/support/article/us/en/04/sln316864/bios-characterization-for-hpc-with-intelcascade-lake-processors?lang=en, we achieved 7.5% less with Intel optimized HPL binary running in multi-threaded mode, but still 10% more than what we are showing in Figure 8. Based on discussion

with Dell the 7.5% lower perfomance with the Intel optimized HPL binary is within a range of roughly 15% performance difference they have noticed during their tests. Also, the Skylake performs better than the Cascade Lake in a few tests. My guess here would be potential effects of the power governors in the system or the BIOS – in the Cascade Lake we saw about

potential effects of the power governors in the system or the BIOS – in the Cascade Lake we saw about 8% HPL difference between them and the HPCC runs used the less aggressive ones.

On the AMD side, the first generation Epyc had only one AVX2 unit capable of 8 FLOPs per cycle, and its 1.03 GFLOPs is close to the theoretical peak. Both Rome chips pulled ahead significantly, with the



2x7452 more than doubling the HPL throughput as compared to the first CPU generation.

Figure 8. Top HPL performance for the Epyc and select Intel CPU generations. Higher value is better.

The other HPCC benchmarks paint further interesting points on the AMD vs Intel performance. Single core dense linear algebra is a strong point of the Intel thanks to its wider vector unit – as evident from the DGEMM values. The same goes, somewhat surprisingly, to the FFT. Memory bandwidth is the strong point of the AMD, seen from the STREAM numbers. The MPI benchmarks probably benefit the most from the higher AMD core count, so the AMD is better. The single socket 7702 is not a winner anywhere but its performance is within the range.

#### NAS Parallel Benchmarks

NAS Parallel Benchmarks are a set of programs derived from computational fluid dynamics (CFD) applications. Some basic information about the benchmarks is here: https://en.wikipedia.org/wiki/NAS\_Parallel\_Benchmarks. Each of these benchmarks can be run with different problem sizes. Class A is a small problem, Class B is medium size, Class C is a large problem, and Class D is a very large problem (needing about 12 GB of RAM). There are also even larger classes E and F. We have ran Classes A-D and present results for Class C. We have compiled the codes with Intel 2019 and 2017 compilers, using "-O3 -ipo -axCORE-AVX512 -qopenmp" option on the Cascade Lake and Skylake, respectively, and "-O3 -ipo -axCORE-AVX2 -qopenmp" option on the Haswell. On the AMD for the older Naples chip, we used gcc 6.3.0 with "-O3 -fopenmp -mcmodel=medium -mavx2 -mfma4" flags. On the Rome, we used Intel compiler 2019.5 with options "-O3 -ipo -march=core-avx2 -qopenmp".



Figure 9a. Single core (one thread) NAS UA, IS and EP benchmarks for size C

All the NAS benchmark plots compare the performance in Mops/sec or Mops/sec/thread. As we are looking at comparing maximum performance on the whole multi-core machine, and also evaluating the SMP capabilities, below we look at the Mops/sec. The higher is the Mops/sec count, the better. We present the benchmarks in four graphs broken by the single thread and whole node performance, and by similar values of Mops/sec, for better comparison.

The NAS parallel benchmarks cover a wide variety of algorithms and as such their performance varies both with the CPU generations and across the different CPU manufacturers. Benchmarks like the UA (Unstructured Adaptive) or MG (MultiGrid) do not vectorize as much and therefore their single core performance stays similar across the CPU generations. Other benchmarks, such as the FT (Fast Fourier Transform), EP (Embarrassingly Parallel random numbers), or even IS (Integer Sort) improve significantly with newer CPU generations, benefiting either from increased memory bandwidth, or from vectorization.

On the single core basis – the two AMD Rome CPUs are more or less comparable. They also beat the Cascade Lake CPU on all but 3 benchmarks (EP, CG, BT)

Moving to the whole node graphs, in most cases we can see the effects of the increasing core count. Comparing the AMD Rome to Intel Cascade Lake, the AMD is a winner in eight of the benchmarks whileIntel wins two (BT, EP). The single Rome 7702 CPU is better than the dual CPU Cascade Lake node in 6 out of the 9 benchmarks. The 7702 takes a large performance hit in memory intense benchmarks like the FT or IS, while for the more computational like LU or SP the difference from the dual socket 7452 system is smaller.



Figure 9b. Whole node NAS UA, IS and EP benchmarks for size C



Figure 10a. Single core (one thread) NAS CG, FT, SP, LU, BT and MG benchmarks for size C



Figure 10b. Whole node NAS CG, FT, SP, LU, BT and MG benchmarks for size C

Real applications benchmarks

# LAMMPS

LAMMPS is a popular molecular dynamics simulation program developed at Sandia National Laboratory. It is a good representative for multi-body like simulations that use internally coded computational kernels, not relying so much on vendor accelerated libraries.

We have built the 31Mar17 version using Intel 2019.5 or 2017 compilers, MPI and MKL (using MKL's FFTW wrappers) and with optimization flags "-axCORE-AVX512,CORE-AVX2,AVX,SSE4.2 -O3 -prec-div -fp-model precise". On the AMD Naples, we used the fat Intel built binary as used on the Skylake. On the AMD Rome, we used Intel 2019.5 with flags "-march=core-avx2 -ip -prec-div -fp-model precise". The rest of the flags were taken from the USER-INTEL package makefile.

We have run three LAMMPS benchmarks from <u>http://lammps.sandia.gov/bench.html</u>:

*LJ* = atomic fluid, Lennard-Jones potential with 2.5 sigma cutoff (55 neighbors per atom), NVE integration

*Chain* = bead-spring polymer melt of 100-mer chains, FENE bonds and LJ pairwise interactions with a  $2^{(1/6)}$  sigma cutoff (5 neighbors per atom), NVE integration

*EAM* = metallic solid, Cu EAM potential with 4.95 Angstrom cutoff (45 neighbors per atom), NVE integration

Each problem was scaled 2x in each dimension resulting in 256,000 atoms and was run for 1,000 time steps.

In Table 2 we show the benchmark results for the last two generations of the AMD and Intel CPUs, with the bold number being the whole node runtime in seconds – that is what an user would typically

run. All runs were run with MPI tasks only, single OpenMP thread. LAMMPS benefits from high core count and as such the Rome 7452 gives almost 2x advantage over the Intel Cascade Lake node. Comparing the dual socket 7452 with single socket 7702P, the performance hit is 12-15%.

One thing to keep in mind is that we built the LAMMPS fairly standardly without additional packages. We have looked at the USER-OPENMP and KOKKOS packages, which provide thread based parallelism in LAMMPS on the top of the default MPI parallelism, but, we did not get better performance as compared to the pure MPI runs. This is reasonable as molecular dynamics codes generally are not as communication heavy, so the thread based overhead sticks out more.

Procs	NP	RM1 7452	RM2 7702	SKL	CL	RM1/CL	RM2/CL
1	95.24	80.50	78.71	74.26	71.21	1.13	1.11
2	48.49	36.55	42.08	35.04	33.23	1.10	1.27
Z	23.07	17.91	23.93	17.74	17.38	1.03	1.38
8	3 10.91	8.83	10.63	9.37	9.02	0.98	1.18
16	5.45	4.64	5.19	4.80	4.65	1.00	1.11
32/20	) 3.32	2.38	2.45	2.89	3.92	0.61	0.62
64/40	) <b>1.82</b>	1.30	1.47		2.32	0.56	0.64

Table 2a. LAMMPS chain benchmark performance (in seconds, lower is better) and speedup ratio of the Rome 7452 node with respect to the Cascade Lake node and the 7702P single socket node.

	NP	RM1 7452	RM2 7702	SKL	CL	RM1/CL	RM2/CL
1	437.37	357.19	354.38	305.00	294.20	1.21	1.20
2	223.54	182.78	181.91	155.34	149.19	1.23	1.22
4	113.86	92.34	95.47	80.93	80.49	1.15	1.19
8	58.13	46.90	49.37	43.73	42.79	1.10	1.15
16	29.35	24.06	25.56	22.75	23.08	1.04	1.11
32/20	17.33	12.22	12.57	13.87	19.81	0.62	0.63
54/40	9.00	6.32	7.25		11.44	0.55	0.63

Table 2b. LAMMPS eam benchmark performance (in seconds, lower is better) and speedup ratio of the Rome 7452 node with respect to the Cascade Lake node and the 7702P single socket node.

	NP	RM1 7452	RM2 7702	SKL	CL	RM1/CL	RM2/CL
1	166.38	135.34	134.81	117.24	115.33	1.17	1.17
2	85.96	69.12	69.91	59.08	58.78	1.18	1.19
4	44.05	34.47	37.43	31.01	31.54	1.09	1.19
8	22.22	17.59	19.11	16.76	16.75	1.05	1.14
16	11.03	8.93	9.78	8.66	8.77	1.02	1.12
32/20	6.48	4.57	4.84	5.22	7.31	0.62	0.66
64/40	3.36	2.36	2.82		4.39	0.54	0.64

Table 2c. LAMMPS lj benchmark performance (in seconds, lower is better) and speedup ratio of the Rome 7452 node with respect to the Cascade Lake node and the 7702P single socket node.

#### VASP

VASP is a plane wave electronic structure program that is widely used in solid state physics and materials science. As with many quantum simulation codes, VASP uses dense linear algebra heavily

through the BLAS – LAPACK – ScaLAPACK libraries. It thus provides a convenient benchmarking tool for vendor supplied accelerated libraries like the MKL.

We have compiled VASP 5.4.4 with Intel 2017 or 2019 (for the Cascade Lake) compilers, MKL and MPI, and "-O2 -axCORE-AVX512,CORE-AVX2,AVX,SSE4.2" compiler flags on the Intel machines and with "-O2 -march=core-avx2" on the AMD machines. In all cases we started with the VASP supplied makefile.include.linux\_intel make flags, and used MKL for all the external libraries, including FFTW.

We present two benchmarks of semiconductor based systems, Si and SiO, the SiO being several times larger. The smallest system is slowly becoming less relevant as both the hardware and the software improve, so, in our explanations we focus on the larger problem. As with the HPCC, we include results we obtained on previous generation of processors in Table 3, though, beware that the older CPUs were run with older VASP version which was potentially less optimized. The results are runtime in seconds, the smaller the number the better.

(Si 12 layer, 24 at., 16 k	apts, 60 br	nds)						
CPUs	1	2	4	8/12	16	24	28/32	40/64
Westmere-EP 2.8 12c	233.49	123.05	68.79	47.13				
Sandybridge 2.2 16c	195.83	102.24	56.15	36.17	36.71			
Haswell 2.5 20c	118.02	56.70	34.58	22.13	15.74	27.06		
Broadwell 2.4 28c	108.46	55.31	30.06	19.25	12.84	13.52	13.85	
Skylake 2.1 32c	80.41	41.60	22.78	15.50	11.33	11.08	9.30	
Cascade Lake 2.1 40c	46.87	23.64	14.09	10.10	7.33		7.90	8.54
Naples 2.0 64c	118.58	61.88	32.35	18.62	11.03	12.19	8.99	8.22
Rome 7452 2.3 64c	60.89	32.53	17.25	10.01	6.30		4.94	5.08
Rome 7702 2.0 64c	61.22	36.42	25.00	19.56	16.56		9.81	6.69
Rome 7452 vs. CasL	1.30	1.38	1.22	0.99	0.86		0.63	0.59
Rome 7702 vs. CasL	1.47	1.49	1.42	1.20	0.97		0.97	0.88
(Si192+O, 4 kpts, 484 b	nds)							
(Si192+O, 4 kpts, 484 b CPUs	nds) 1	2	4	8/12	16	24	28/32	40/64
(Si192+O, 4 kpts, 484 b CPUs Westmere-EP 2.8 12c	nds) 1 999.36	2 514.66	4 330.20	8/12 175.22	16	24	28/32	40/64
(Si192+O, 4 kpts, 484 b CPUs Westmere-EP 2.8 12c Sandybridge 2.2 16c	nds) 1 999.36 771.53	2 514.66 396.33	4 330.20 215.07	8/12 175.22 128.79	16 120.68	24	28/32	40/64
(Si192+O, 4 kpts, 484 b CPUs Westmere-EP 2.8 12c Sandybridge 2.2 16c Haswell 2.5 20c	nds) 1 999.36 771.53 424.72	2 514.66 396.33 187.93	4 330.20 215.07 116.83	8/12 175.22 128.79 76.69	16 120.68 57.79	24 41.52	28/32	40/64
(Si192+O, 4 kpts, 484 b CPUs Westmere-EP 2.8 12c Sandybridge 2.2 16c Haswell 2.5 20c Broadwell 2.4 28c	nds) 1 999.36 771.53 424.72 395.01	2 514.66 396.33 187.93 163.62	4 330.20 215.07 116.83 91.65	8/12 175.22 128.79 76.69 55.61	16 120.68 57.79 41.63	24 41.52 34.36	28/32 35.09	40/64
(Si192+O, 4 kpts, 484 b CPUs Westmere-EP 2.8 12c Sandybridge 2.2 16c Haswell 2.5 20c Broadwell 2.4 28c Skylake 2.1 32c	nds) 1 999.36 771.53 424.72 395.01 278.25	2 514.66 396.33 187.93 163.62 144.49	4 330.20 215.07 116.83 91.65 75.63	8/12 175.22 128.79 76.69 55.61 45.29	16 120.68 57.79 41.63 32.17	24 41.52 34.36 26.25	28/32 35.09 27.92	40/64
(Si192+O, 4 kpts, 484 b CPUs Westmere-EP 2.8 12c Sandybridge 2.2 16c Haswell 2.5 20c Broadwell 2.4 28c Skylake 2.1 32c Cascade Lake 2.1 40c	nds) 1 999.36 771.53 424.72 395.01 278.25 266.72	2 514.66 396.33 187.93 163.62 144.49 148.63	4 330.20 215.07 116.83 91.65 75.63 78.75	8/12 175.22 128.79 76.69 55.61 45.29 44.37	16 120.68 57.79 41.63 32.17 30.85	24 41.52 34.36 26.25	28/32 35.09 27.92 27.26	40/64 23.76
(Si192+O, 4 kpts, 484 b CPUs Westmere-EP 2.8 12c Sandybridge 2.2 16c Haswell 2.5 20c Broadwell 2.4 28c Skylake 2.1 32c Cascade Lake 2.1 40c Naples 2.0 64c	nds) 1 999.36 771.53 424.72 395.01 278.25 266.72 549.13	2 514.66 396.33 187.93 163.62 144.49 148.63 269.80	4 330.20 215.07 116.83 91.65 75.63 78.75 138.39	8/12 175.22 128.79 76.69 55.61 45.29 44.37 75.16	16 120.68 57.79 41.63 32.17 30.85 42.80	24 41.52 34.36 26.25 38.54	28/32 35.09 27.92 27.26 35.23	40/64 23.76 33.55
(Si192+O, 4 kpts, 484 b CPUs Westmere-EP 2.8 12c Sandybridge 2.2 16c Haswell 2.5 20c Broadwell 2.4 28c Skylake 2.1 32c Cascade Lake 2.1 40c Naples 2.0 64c Rome 7452 2.3 64c	nds) 1 999.36 771.53 424.72 395.01 278.25 266.72 549.13 277.34	2 514.66 396.33 187.93 163.62 144.49 148.63 269.80 147.55	4 330.20 215.07 116.83 91.65 75.63 78.75 138.39 73.21	8/12 175.22 128.79 76.69 55.61 45.29 44.37 75.16 36.78	16 120.68 57.79 41.63 32.17 30.85 42.80 26.34	24 41.52 34.36 26.25 38.54	28/32 35.09 27.92 27.26 35.23 22.08	40/64 23.76 33.55 20.94
(Si192+O, 4 kpts, 484 b CPUs Westmere-EP 2.8 12c Sandybridge 2.2 16c Haswell 2.5 20c Broadwell 2.4 28c Skylake 2.1 32c Cascade Lake 2.1 40c Naples 2.0 64c Rome 7452 2.3 64c Rome 7702 2.0 64c	nds) 1 999.36 771.53 424.72 395.01 278.25 266.72 549.13 277.34 275.89	2 514.66 396.33 187.93 163.62 144.49 148.63 269.80 147.55 176.02	4 330.20 215.07 116.83 91.65 75.63 78.75 138.39 73.21 128.42	8/12 175.22 128.79 76.69 55.61 45.29 44.37 75.16 36.78 104.09	16 120.68 57.79 41.63 32.17 30.85 42.80 26.34 58.39	24 41.52 34.36 26.25 38.54	28/32 35.09 27.92 27.26 35.23 22.08 23.80	40/64 23.76 33.55 20.94 21.11
(Si192+O, 4 kpts, 484 b CPUs Westmere-EP 2.8 12c Sandybridge 2.2 16c Haswell 2.5 20c Broadwell 2.4 28c Skylake 2.1 32c Cascade Lake 2.1 40c Naples 2.0 64c Rome 7452 2.3 64c Rome 7702 2.0 64c Rome 7452 vs. CasL	nds) 1 999.36 771.53 424.72 395.01 278.25 266.72 549.13 277.34 275.89 <b>1.04</b>	2 514.66 396.33 187.93 163.62 144.49 148.63 269.80 147.55 176.02 <b>0.99</b>	4 330.20 215.07 116.83 91.65 75.63 78.75 138.39 73.21 128.42 <b>0.93</b>	8/12 175.22 128.79 76.69 55.61 45.29 44.37 75.16 36.78 104.09 <b>0.83</b>	16 120.68 57.79 41.63 32.17 30.85 42.80 26.34 58.39 <b>0.85</b>	24 41.52 34.36 26.25 38.54	28/32 35.09 27.92 27.26 35.23 22.08 23.80 <b>0.81</b>	40/64 23.76 33.55 20.94 21.11 <b>0.88</b>

Table 3. VASP performance in seconds (lower is better)

With respect to the per core performance, the larger system benchmark runtime is comparable between the Rome and Cascade Lake CPUs, while for the smaller one the Cascade Lake runs faster. This suggests that more computation in the larger system helps the AMD processor – as VASP is heavy in dense linear algebra, provided by the MKL library. Looking at the whole system performance, both Rome CPUs get 11-12% advantage over the Cascade Lake – though note that even the larger system is

getting small for the 64 CPUs to scale. We should note that we have used the undocumented MKL\_DEBUG\_CPU\_TYPE=5 environment variable to get better MKL performance – without it the performance was 10-20% worse.

We also tried multi-threaded mode on the dual socket 7452 but the performance using more than one thread per MPI task, filling up the node with tasks/threads, was slightly worse than using 64 single threaded MPI tasks.

# Conclusions

The AMD Rome CPU was promising to deliver a shake to the CPU industry and it did. Comparably priced two Rome 7452 CPUs perform better than their Intel 6230 counterpart in many benchmarks, sometimes, like in the LAMMPS example by almost 2x.

The situation is not as clear-cut with the single socket 64 core Rome 7702P, which we have tried to simulate by running on a single socket of a dual socket 7702 node. Some benchmarks like the HPL get hit by the lower memory bandwidth that the single socket solution provides, and likely also more frequency throttling due to the lower heat dissipation. Nevertheless, in both real applications we tested the single AMD 7702 processor is faster than a Intel equipped machine with two 6230 CPUs.

Finally, the price point at which we can obtain machines with these CPUs will be an important factor as well. At the time of the writing, CHPC can obtain roughly the same price for the single CPU AMD 7702P node with 256 GB of RAM as for the dual CPU Intel 6230 node with 192 GB of RAM, while the cost of the dual CPU AMD 7452 node with 256 GB RAM is 50% higher. With this pricing in mind, the single CPU AMD 7702P node comes out as the best choice.